View DM74AS74_205754.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

DM74AS74 Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear
April 1984 Revised March 2000
DM74AS74 Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear
General Description
The AS74 is a dual edge-triggered flip-flops. Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and Q outputs. Information at input D is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect. Asynchronous preset and clear inputs will set or clear Q output respectively upon the application of LOW level signal.
Features
s Switching specifications at 50 pF s Switching specifications guaranteed over full temperature and VCC range s Advanced oxide-isolated, ion-implanted Schottky TTL process s Functionally and pin-for-pin compatible with Schottky and LS TTL counterpart s Improved AC performance over S74 at approximately half the power
Ordering Code:
Order Number DM74AS74M DM74AS74SJX DM74AS74N Package Number M14A M14D N14A Package Description 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Connection Diagram
Function Table
Inputs PR L H L H H H CLR CLK H L L H H H X X X L D X X X H L X Q H L H (Note 1) H L Q0 Outputs Q L H H (Note 1) L H Q0
L = LOW State H = HIGH State X = Don't Care = Positive Edge Transition Q0 = Previous Condition of Q Note 1: This condition is nonstable; it will not persist when preset and clear inputs return to their inactive (HIGH) level. The output levels in this condition are not guaranteed to meet the VOH specification.
(c) 2000 Fairchild Semiconductor Corporation
DS006282
www.fairchildsemi.com
DM74AS74
Logic Diagram
www.fairchildsemi.com
2
DM74AS74
Absolute Maximum Ratings(Note 2)
Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range Typical JA N Package M Package 76.0C/W 107.0C/W 7V 7V 0C to +70C -65C to +150C
Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.
Recommended Operating Conditions
Symbol VCC VIH VIL IOH IOL fCLK tW(CLK) tW tSU tSU tH TA Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Current LOW Level Output Current Clock Frequency Width of Clock Pulse HIGH LOW Pulse Width Preset & Clear LOW Data Setup Time (Note 3) PRE or CLR Setup-Time (Note 3) Data Hold Time (Note 3) Free Air Operating Temperature 0 4 5.5 4 4.5 2 0 0 70 Parameter Min 4.5 2 0.8 -2 20 105 Nom 5 Max 5.5 Units V V V mA mA MHz ns ns ns ns ns ns C
Note 3: The () arrow indicates the positive edge of the Clock is used for reference.
Electrical Characteristics
over recommended operating free air temperature range. All typical values are measured at VCC = 5V, TA = 25C. Symbol VIK VOH VOL II IIH IIL IO ICC Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage HIGH Level Input Current LOW Level Input Current Output Drive Current Supply Current Conditions VCC = 4.5V, II = -18 mA VCC = 4.5V to 5.5V, IOH = -2 mA VCC = 4.5V, VIH = Max, IOL = 20 mA VCC = 5.5V, VIH = 2.7V VCC = 5.5V, VIL = 0.4V VCC = 5.5V, VO = 2.25V VCC = 5.5V Clock, D Preset, Clear Clock, D Preset, Clear -30 10.5 VCC - 2 0.35 0.5 0.1 20 40 -0.5 -1.8 -112 16 Min Typ Max -1.2 Units V V V mA A A mA mA mA mA
Input Current @ Max Input Voltage VCC = 5.5V, VIH = 7V
3
www.fairchildsemi.com
DM74AS74
Switching Characteristics
over recommended operating free air temperature range Symbol fMAX tPLH tPHL tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Clock RL = 500 CL = 50 pF Conditions VCC = 4.5V to 5.5V Preset or Clear Preset or Clear Clock Q or Q Q or Q Q or Q Q or Q From To Min 105 3 7.5 Max Units MHz ns
3.5
10.5
ns
3.5
8
ns
4.5
9
ns
www.fairchildsemi.com
4
DM74AS74
Physical Dimensions inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M14A
5
www.fairchildsemi.com
DM74AS74
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D
www.fairchildsemi.com
6
DM74AS74 Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 7 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com
www.fairchildsemi.com

▲Up To Search▲

Price & Availability of DM74AS74

	To Download DM74AS74 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .